Welcome to ftp.nluug.nl Current directory: /ftp/os/Linux/distr/salix/sbo/14.2/academic/verilog/

Current bandwidth utilization 2028.50 Mbit/s

Icarus Verilog is a Verilog simulation and synthesis tool.  It operates
as a compiler, compiling source code written in Verilog (IEEE-1364)
into some target format.  For batch simulation, the compiler can
generate an intermediate form called vvp assembly.  This intermediate
form is executed by the 'vvp' command.  For synthesis, the compiler
generates netlists in the desired format.

 Name                                         Last modified      Size  
 Parent Directory                                                  -   
 README                                       17-Oct-2020 04:49  385   
 slack-desc                                   26-Nov-2013 10:57  811   
 verilog.SlackBuild                           26-Nov-2013 10:57  2.0K  
 verilog.info                                 26-Nov-2013 10:57  301   

NLUUG - Open Systems. Open Standards
Become a member and get discounts on conferences and more, see the NLUUG website!