The Parasitic Extraction tool is used by netlisters and other parts of the system that need to know about geometric factors. To control Parasitic Extraction, use the "Parasitic" preferences (in menu File / Preferences..., "Tools" section, "Parasitic" tab).

Figure 9.26

Each layer of every technology is listed, and you can set its unit resistance, area capacitance, and edge capacitance. The "Factory Reset" buttons reverts values to the default shipped with Electric.

The middle section controls values for every layer in a technology. You can set the minimum resistance and capacitance, as well as the maximum series resistance. The maximum series resistance breaks long single PI models into series of distributed PI models. "Include Gate In Resistance" requests that a transistor's gate area be included in overall area calculations for resistance determination. "Include Ground Network" requests that ground networks be analyzed. The "Gate Length Shrink" is a compensation factor for gate lengths. Some process technologies shrink the gate length by a fixed amount.

The bottom part of the technology offers more controls: